In the 1µ to 0.25µ era, effects such as described could be attributed
to transistor degradation via hot carriers. The low voltage designs of
today have essentially eliminated those problems.
Nor do I see why they attempt to solve this problem with micro-
code patches
In which case, it
should not have shown up in more than 1 generation.
mitchalsup@aol.com (MitchAlsup1) writes:
In the 1µ to 0.25µ era, effects such as described could be attributed
to transistor degradation via hot carriers. The low voltage designs of >>today have essentially eliminated those problems.
From what I read about Intel's 13th/14th generation problems, they are
due to Intel's firmware driving the voltage too high.
In the 1µ to 0.25µ era, effects such as described could be attributed
to transistor degradation via hot carriers. The low voltage designs of
today have essentially eliminated those problems.
We also had the problem of "stringers" where wires at minimum pitch
would re-connect themselves with minute fibers of aluminum and lead
to higher drive loads and thus slower edge speeds.
But, since others are not seeing similar long term degradation,
Intel must be doing design differently. {AMD, ARM, ASIC, ...}
Nor do I see why they attempt to solve this problem with micro-
code patches, unless they understand which kinds of instruction
execution exacerbates the underlying issue. In which case, it
should not have shown up in more than 1 generation.
MitchAlsup1 wrote:
In the 1µ to 0.25µ era, effects such as described could be attributed
to transistor degradation via hot carriers. The low voltage designs of
today have essentially eliminated those problems.
We also had the problem of "stringers" where wires at minimum pitch
would re-connect themselves with minute fibers of aluminum and lead
to higher drive loads and thus slower edge speeds.
But, since others are not seeing similar long term degradation,
Intel must be doing design differently. {AMD, ARM, ASIC, ...}
Nor do I see why they attempt to solve this problem with micro-
code patches, unless they understand which kinds of instruction
execution exacerbates the underlying issue. In which case, it
should not have shown up in more than 1 generation.
Intel Core 13th and 14th Gen Desktop Instability Root Cause Update
09-25-2024 https://community.intel.com/t5/Blogs/Tech-Innovation/Client/Intel-Core-13th-and-14th-Gen-Desktop-Instability-Root-Cause/post/1633239
Here's an interesting blog post about a hardware problem on Intel
chips:
https://fgiesen.wordpress.com/2025/05/21/oodle-2-9-14-and-intel-13th-14th-gen-cpus/
It seems that, after some time and wear, the CPUs start randomly
confusing the ch and cl registers and generating wrong code
by storing cl instead of ch.
Nice piece debugging by the Oodle folks.
Sysop: | Keyop |
---|---|
Location: | Huddersfield, West Yorkshire, UK |
Users: | 546 |
Nodes: | 16 (2 / 14) |
Uptime: | 12:20:38 |
Calls: | 10,387 |
Calls today: | 2 |
Files: | 14,061 |
Messages: | 6,416,717 |