Pop-Up Thingie

>>> Magnum BBS <<<
  • Home
  • Forum
  • Files
  • Log in

  1. Forum
  2. Usenet
  3. COMP.PROGRAMMING
  • The EU adopts the RISC-V architecture on supercomputers

    From Amine Moulay Ramdane@21:1/5 to All on Mon Sep 27 08:31:16 2021
    Hello,


    I am a white arab from Morocco, and i think i am smart since i have also invented many scalable algorithms and algorithms..

    The EU adopts the RISC-V architecture on supercomputers, the 22nm chips have passed the first tests, by executing a "hello world" program

    Read more here:

    https://translate.google.com/translate?hl=en&sl=auto&tl=en&u=https%3A%2F%2Fhardware.developpez.com%2Factu%2F318703%2FL-UE-adopte-l-architecture-RISC-V-sur-supercalculateurs-les-puces-de-22-nm-ont-passe-les-premiers-tests-en-executant-un-programme-hello-
    world%2F

    More of my philosophy about SiFive P550 with RISC-V CPU and more..

    I invite you to read the following interesting news that says
    that Intel is Looking to Acquire SiFive for $2B:

    https://www.eetasia.com/intel-looking-to-acquire-sifive-for-2b/

    Since i think that Intel also wants to acquire SiFive since it wants
    to dominate much more in the smartphone market since SiFive CEO predicts RISC-V smartphones, servers within five years, read it here:

    https://bit-tech.net/news/tech/cpus/sifive-ceo-predicts-risc-v-smartphones-servers-within-five-years/1/

    RISC-V also has a weak memory ordering by default, with TSO (like x86) as an optional feature.

    You can notice it here on the wikipedia:

    https://en.wikipedia.org/wiki/Memory_ordering

    So i think all my software products that are compatible with x86 TSO hardware memory model will be compatible with RISC-V TSO hardware memory model.

    And read the the following news so that to notice that SiFive P550 with RISC-V is superior in performance to ARM Cortex-A75:

    https://arstechnica.com/gadgets/2021/06/sifives-brand-new-p550-is-one-of-the-worlds-fastest-risc-v-cpus/

    And read the following:

    Intel to Create RISC-V Development Platform with SiFive P550 Cores on 7nm in 2022

    https://www.anandtech.com/show/16780/intel-to-create-riscv-development-platform-with-sifive-p550-cores-on-7nm-in-2022


    Thank you,
    Amine Moulay Ramdane.

    --- SoupGate-Win32 v1.05
    * Origin: fsxNet Usenet Gateway (21:1/5)
  • Who's Online

  • Recent Visitors

    • Centurion
      Fri Jun 13 05:19:00 2025
      from Berea, Ohio via Telnet
    • Centurion
      Thu Jun 12 18:57:30 2025
      from Berea, Ohio via Telnet
    • Bob Worm
      Thu Jun 12 18:29:11 2025
      from Wales, Uk via Telnet
    • Centurion
      Thu Jun 12 17:59:25 2025
      from Berea, Ohio via Telnet
    • Plume
      Thu Jun 12 15:49:12 2025
      from Uk via SSH
    • Plume
      Thu Jun 12 15:10:05 2025
      from Uk via SSH
    • Miguel Fonseca
      Wed Jun 11 20:46:30 2025
      from London via Telnet
    • Plume
      Wed Jun 11 09:17:59 2025
      from Uk via Telnet
  • System Info

    Sysop: Keyop
    Location: Huddersfield, West Yorkshire, UK
    Users: 491
    Nodes: 16 (2 / 14)
    Uptime: 113:31:47
    Calls: 9,685
    Calls today: 1
    Files: 13,725
    Messages: 6,175,995

© >>> Magnum BBS <<<, 2025